

I hereby certify that this correspondence is being deposited in the United States Postal Service as First Class Mail in an envelope addressed to:

Commissioner of Patents and Trademarks
Washington, D.C. 20231

E. J. [Signature]

Date: 21 Sep. 2001

RECEIVED

FEB -2 2004

TECHNOLOGY CENTER 2800

COPY



PATENT

Attorney Docket No.: DB000575-014

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):	Keeth, et al.)	
Serial No.:	09/893,389)	Examiner: Not yet assigned
Filed:	28 June 2001)	Art Unit: 2818
Entitled:	256 MEG DYNAMIC RANDOM ACCESS MEMORY)	

SECOND PRELIMINARY AMENDMENT

Preliminary to the examination of the above-identified application filed herewith, please amend that application as follows.

In the claims

Please cancel claims 448 and 452.

447.(Once Amended) The device of claim 446, wherein said voltage detector includes:
a voltage limiting circuit responsive to the first external signal for producing a threshold signal [indicative of whether the first external signal is above a second predetermined voltage];
and

a signal generating circuit responsive to the first external signal[,] and said threshold signal [, and said first predetermined voltage] for producing said first signal.

451.(Once Amended) The device of claim [447] 446, wherein said second voltage detector includes:

a voltage limiting circuit responsive to the first external signal for producing a threshold signal [indicative of whether the first external signal is above a second predetermined voltage];
and

a signal generating circuit responsive to the first external signal[,] and said threshold signal[, and said first predetermined voltage] for producing said second signal.

456.(Once Amended) The device of claim 443, additionally comprising a reset circuit interposed between said first and second circuits for receiving said first output signal from said first circuit and for terminating said first output signal when predetermined stability requirements are not [meet] met.

Please add the following new claims.

466. A device for controlling the powering up of a first voltage supply, comprising:
a first voltage detector constructed of substantially identical p-channel and n-channel devices for producing a first output signal indicative of a first external signal being greater than a predetermined voltage substantially independently of process variations;

a reset circuit responsive to said first voltage detector for outputting said first output signal when said first external signal is stable;

a logic circuit responsive to said reset circuit and a second external signal; and

a latch responsive to said logic circuit for producing a first enable signal for controlling the powering up of a first voltage supply.

467. The device of claim 466 wherein said reset circuit comprises:

a plurality of series-connected buffers with a first one of said buffers responsive to said first output signal; and

a logic circuit responsive to said first output signal and a last one of said series-connected buffers.

468. The device of claim 467 wherein said reset circuit is constructed such that the first external signal must remain within a predetermined range for approximately one hundred nanoseconds for said logic circuit to output said first output signal.

469. A device for controlling the powering up of a first voltage supply, comprising:
a first voltage detector comprised of p-channel devices for producing a first signal indicative of a first external signal being greater than a first predetermined voltage;

a second voltage detector comprised of n-channel devices for producing a second signal indicative of the first external signal being greater than said first predetermined voltage;

a logic circuit responsive to said first and second signals for producing a first output signal:

a reset circuit responsive to said first output signal;

a logic circuit responsive to said reset circuit and a second external signal; and

a latch responsive to said logic circuit for producing a first enable signal for controlling the powering up of a first voltage supply.

470. The device of claim 469 wherein said reset circuit comprises:

a plurality of series-connected buffers with a first one of said buffers responsive to said first output signal; and

a logic circuit responsive to said first output signal and a last one of said series-connected buffers.

471. The device of claim 470 wherein said reset circuit is constructed such that the first external signal must remain within a predetermined range for approximately one hundred nanoseconds for said logic circuit to output said first output signal.

REMARKS

This amendment presents new claim 466 – 471 for examination. No new matter has been added.

A clean copy of the claims currently pending is enclosed.

STATEMENT REQUESTING DELETION OF INVENTOR

At the time this application was filed, a request was made to delete the following inventors:

Raymond J. Beffa
Frank K. Ross
Larry D. Kinsman
Ronald L. Taylor
John S. Mullin

Upon further review, it has been determined that Scott J. Derner should also be deleted as he is not an inventor of the subject matter of this divisional application. Please file the instant application in the names of the remaining inventors (Keeth and Bunker) in accordance with 37 CFR 1.63 (d).

It is respectfully requested that the instant application, presenting claims 443 – 447, 449-451, and 453-471 receive an early office action on the merits.

Respectfully submitted



Edward L. Pencoske
Reg. No. 29,688
Thorp Reed & Armstrong, LLP
One Oxford Centre
301 Grant Street, 14th Floor
Pittsburgh, PA 15219-1425
(412) 394-7789

Attorneys for Applicants

Dated: 21 September 2001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):	Keeth, et al.)	
)	
Serial No.:	09/893,389)	Examiner: Not yet assigned
)	
Filed:	28 June 2001)	Art Unit: 2818
)	
Entitled:	256 MEG DYNAMIC RANDOM ACCESS MEMORY		

Complete Clean Set Of Claims Currently Pending

443. A device responsive to first and second external signals for controlling a power up of a first voltage supply, comprising:

a first circuit responsive to the first external signal for producing a first output signal indicative of whether the first external signal satisfies a predetermined condition; and

a second circuit responsive to the first output signal and the second external signal for producing a first enable signal to enable the first voltage supply.

444. The device of claim 443, wherein said first output signal is indicative of the first external signal being greater than a first predetermined voltage.

445. The device of claim 444, wherein said first predetermined voltage is approximately two volts.

446. The device of claim 444, wherein said first circuit includes:

a first voltage detector responsive to the first external signal for producing a first signal indicative of the first external signal being greater than said first predetermined voltage;

a second voltage detector responsive to the first external signal for producing a second signal indicative of the first external signal being greater than said first predetermined voltage; and

a logic circuit responsive to said first and second signals for producing said first output signal.

447. (Once Amended) The device of claim 446, wherein said first voltage detector includes:

a voltage limiting circuit responsive to the first external signal for producing a threshold signal; and

a signal generating circuit responsive to the first external signal and said threshold signal for producing said first signal.

449. The device of claim 447, wherein said voltage limiting circuit includes:

a resistor having a first end and a second end, said first end in communication with the first external signal;

a plurality of series-connected, p-channel transistors each having a gate terminal in communication with a reference potential, with one of said transistors having a source terminal in communication with said second end of said resistor for producing said threshold signal, and

another of said transistors having a drain terminal in communication with said reference potential, said transistors being capable of being shorted across their source and drain terminals to change the value of said threshold signal.

450. The device of claim 449, wherein said signal generating circuit includes:

a resistor having a first end and a second end, said first end in communication with a reference potential; and

a p-channel transistor having a source terminal in communication with the first external signal, a gate terminal in communication with the threshold signal, and a drain terminal in communication with said second end of said resistor for producing said first signal.

451. (Once Amended) The device of claim 446, wherein said second voltage detector includes:

a voltage limiting circuit responsive to the first external signal for producing a threshold signal; and

a signal generating circuit responsive to the first external signal and said threshold signal for producing said second signal.

453. The device of claim 451, wherein said voltage limiting circuit includes:

a resistor having a first end and a second end, said first end in communication with a reference potential;

a plurality of series-connected, n-channel transistors each having a gate terminal in communication with the first external signal, with one of said transistors having a drain terminal in communication with the first external signal, and another of said transistors having a source terminal in communication with said second end of said resistor for producing the threshold signal, said transistors being capable of being shorted across their source and drain terminals to change the value of said threshold signal.

454. The device of claim 453, wherein said signal generating circuit includes:

a resistor having a first end and a second end, said first end in communication with the first external signal; and

an n-channel transistor having a source terminal in communication with the reference potential, a gate terminal in communication with said threshold signal, and a drain terminal in communication with said second end of said resistor for producing said second signal.

455. The device of claim 446, wherein said logic circuit includes:

first and second series connected inverters for receiving said first signal;

a third inverter for receiving said second signal;

a NAND gate responsive to said series connected first and second inverters and said third inverter; and

a fourth inverter responsive to said NAND gate for producing said first output signal.

456. (Once Amended) The device of claim 443, additionally comprising a reset circuit interposed between said first and second circuits for receiving said first output signal from said first circuit and for terminating said first output signal when predetermined stability requirements are not met.

457. The device of claim 456, wherein said predetermined stability requirements include said first output signal remaining within a predetermined range for approximately one hundred nanoseconds.

458. The device of claim 456 wherein said reset circuit includes:

a plurality of series-connected buffer gates with a first one of said buffer gates responsive to said first output signal; and

a logic circuit responsive to said first output signal and a last one of said series-connected buffer gates.

459. The device of claim 458, wherein said reset circuit includes:

a NAND gate having a first input terminal in communication with said first output signal, a second input terminal in communication with said last one of said series-connected buffer gates, and an output terminal; and

an inverter having an input terminal in communication with said output terminal of said NAND gate, and an output terminal at which said first output signal is available.

460. The device of claim 458 wherein said reset circuit further includes a reset logic gate responsive to said first output signal for producing a reset signal for resetting said buffer gates to a predetermined state.

461. The device of claim 443, wherein said second circuit includes:

a logic circuit responsive to said first output signal and the second external signal for producing an output signal; and

a latch responsive to said output signal of said logic circuit for producing said first enable signal.

462. The device of claim 461, wherein said logic circuit includes a NAND gate having a first input terminal in communication with said first output signal, a second input terminal in communication with the second external signal, and an output terminal for producing said output signal of said logic circuit.

463. The device of claim 443, wherein said device is responsive to a third external signal for controlling the power up sequence of a second voltage supply, said device comprising:
a third circuit responsive to said first output signal, the second external signal, and the third external signal for producing a second enable signal to enable the second voltage supply.

464. The device of claim 463, wherein said third circuit includes:
a logic circuit responsive to said first output signal, the second external signal, and the third external signal for producing an output signal; and
a latch responsive to said output signal of said logic circuit for producing said second enable signal.

465. The device of claim 464, wherein said logic circuit includes:
a NAND gate having a first input terminal in communication with said first output signal, a second input terminal in communication with the second external signal, a third input terminal in communication with the third external signal, and an output terminal for producing said output signal of said logic circuit.

466. A device for controlling the powering up of a first voltage supply, comprising:
a first voltage detector constructed of substantially identical p-channel and n-channel devices for producing a first output signal indicative of a first external signal being greater than a predetermined voltage substantially independently of process variations;

a reset circuit responsive to said first voltage detector for outputting said first output signal when said first external signal is stable;
a logic circuit responsive to said reset circuit and a second external signal; and
a latch responsive to said logic circuit for producing a first enable signal for controlling the powering up of a first voltage supply.

467. The device of claim 466 wherein said reset circuit comprises:
a plurality of series-connected buffers with a first one of said buffers responsive to said first output signal; and

a logic circuit responsive to said first output signal and a last one of said series-connected buffers.

468. The device of claim 467 wherein said reset circuit is constructed such that the first external signal must remain within a predetermined range for approximately one hundred nanoseconds for said logic circuit to output said first output signal.

469. A device for controlling the powering up of a first voltage supply, comprising:
a first voltage detector comprised of p-channel devices for producing a first signal indicative of a first external signal being greater than a first predetermined voltage;

a second voltage detector comprised of n-channel devices for producing a second signal indicative of the first external signal being greater than said first predetermined voltage;

a logic circuit responsive to said first and second signals for producing a first output signal;

a reset circuit responsive to said first output signal;

a logic circuit responsive to said reset circuit and a second external signal; and

a latch responsive to said logic circuit for producing a first enable signal for controlling the powering up of a first voltage supply.

470. The device of claim 469 wherein said reset circuit comprises:

a plurality of series-connected buffers with a first one of said buffers responsive to said first output signal; and

a logic circuit responsive to said first output signal and a last one of said series-connected buffers.

471. The device of claim 470 wherein said reset circuit is constructed such that the first external signal must remain within a predetermined range for approximately one hundred nanoseconds for said logic circuit to output said first output signal.




The dating stamp of the USPTO on this card will be taken as an indication that the accompanying paper(s) was filed.

Applicant(s)	Keeth et al.	*Transmittal Letter
Serial No.	09/893,389	*Form PTO/SB/17
Filing Date	28 June 2001	Fee Transmittal
Amount of Check	N/A	*Second Preliminary
Atty's File No.	DB000575-014	Amendment with
	ELP/mep	Clean Set of Claims
	21 September 2001	Attached Thereto


The dating stamp of the USPTO on this card will be taken as an indication that the accompanying paper(s) was filed.

OCT 01 2001

Applicant(s)	Keeth et al.	*Transmittal Letter
Serial No.	09/893,389	*Form PTO/SB/17
Filing Date	28 June 2001	Fee Transmittal
Amount of Check	N/A	*Second Preliminary
Atty's File No.	DB000575-014	Amendment with
	ELP/mep	Clean Set of Claims
	21 September 2001	Attached Thereto



RECEIVED
FEB - 2 2004
TECHNOLOGY CENTER 2800



I hereby certify that this correspondence is being deposited in the United States Postal Service as First Class Mail in an envelope addressed to:

Commissioner of Patents and Trademarks
Washington, D.C. 20231

E. J. Ruessle

Date: 9 Nov. 2001

RECEIVED

FEB -2 2004

TECHNOLOGY CENTER 2800

COPY

PATENT
Attorney Docket No.: DB000575-014

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):	Keeth, et al.)	
Serial No.:	09/893,389)	Examiner: Not yet assigned
Filed:	28 June 2001)	Art Unit: 2818
Entitled:	256 MEG DYNAMIC RANDOM ACCESS MEMORY		

THIRD PRELIMINARY AMENDMENT

Preliminary to the examination of the above-identified application, please amend that application as follows.

In the claims

Please add the following new claims.

472. A device for an integrated circuit having a voltage supply responsive to a voltage external to the integrated circuit and generating a feedback signal, said device comprising:

a first circuit portion responsive to the external voltage for producing a first output signal indicative of whether the external voltage is above a predetermined value; and

a second circuit portion responsive to said first output signal and the feedback signal for producing a first enable signal to enable the voltage supply.

473. The device of claim 472, wherein said first circuit portion includes:

a first voltage detector constructed of p-type components and responsive to the external voltage for producing a first signal indicative of the external voltage being greater than said predetermined value;

a second voltage detector constructed of n-type components and responsive to the external voltage for producing a second signal indicative of the external voltage being greater than said predetermined value; and

a logic circuit responsive to said first and second signals for producing said first output signal.

474. The device of claim 472, wherein said second circuit portion includes:
a logic circuit responsive to said first output signal and the feedback signal for producing an output signal; and

a latch responsive to said output signal of said logic circuit for producing said first enable signal.

475. The device of claim 472, additionally comprising a reset circuit interposed between said first and second circuit portions for receiving said first output signal from said first circuit portion and for terminating said first output signal when predetermined stability requirements are not met.

REMARKS

This amendment presents new claim 472 - 475 for examination. No new matter has been added.

A clean copy of the claims currently pending is enclosed.

It is respectfully requested that the instant application, presenting claims 443 - 447, 449-451, and 453-475 receive an early office action on the merits.

Respectfully submitted



Edward L. Pencoske
Reg. No. 29,688
Thorp Reed & Armstrong, LLP
One Oxford Centre
301 Grant Street, 14th Floor
Pittsburgh, PA 15219-1425
(412) 394-7789

Dated: 9 November 2001

Attorneys for Applicants

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):	Keeth, et al.)	
)	
Serial No.:	09/893,389)	Examiner: Not yet assigned
)	
Filed:	28 June 2001)	Art Unit: 2818
)	
Entitled:	256 MEG DYNAMIC RANDOM ACCESS MEMORY		

Complete Clean Set Of Claims Currently Pending

443. A device responsive to first and second external signals for controlling a power up of a first voltage supply, comprising:

a first circuit responsive to the first external signal for producing a first output signal indicative of whether the first external signal satisfies a predetermined condition; and

a second circuit responsive to the first output signal and the second external signal for producing a first enable signal to enable the first voltage supply.

444. The device of claim 443, wherein said first output signal is indicative of the first external signal being greater than a first predetermined voltage.

445. The device of claim 444, wherein said first predetermined voltage is approximately two volts.

446. The device of claim 444, wherein said first circuit includes:

a first voltage detector responsive to the first external signal for producing a first signal indicative of the first external signal being greater than said first predetermined voltage;

a second voltage detector responsive to the first external signal for producing a second signal indicative of the first external signal being greater than said first predetermined voltage; and

a logic circuit responsive to said first and second signals for producing said first output signal.

447. (Once Amended) The device of claim 446, wherein said first voltage detector includes:

a voltage limiting circuit responsive to the first external signal for producing a threshold signal; and

a signal generating circuit responsive to the first external signal and said threshold signal for producing said first signal.

449. The device of claim 447, wherein said voltage limiting circuit includes:

a resistor having a first end and a second end, said first end in communication with the first external signal;

a plurality of series-connected, p-channel transistors each having a gate terminal in communication with a reference potential, with one of said transistors having a source terminal in communication with said second end of said resistor for producing said threshold signal, and

another of said transistors having a drain terminal in communication with said reference potential, said transistors being capable of being shorted across their source and drain terminals to change the value of said threshold signal.

450. The device of claim 449, wherein said signal generating circuit includes:

a resistor having a first end and a second end, said first end in communication with a reference potential; and

a p-channel transistor having a source terminal in communication with the first external signal, a gate terminal in communication with the threshold signal, and a drain terminal in communication with said second end of said resistor for producing said first signal.

451. (Once Amended) The device of claim 446, wherein said second voltage detector includes:

a voltage limiting circuit responsive to the first external signal for producing a threshold signal; and

a signal generating circuit responsive to the first external signal and said threshold signal for producing said second signal.

453. The device of claim 451, wherein said voltage limiting circuit includes:
a resistor having a first end and a second end, said first end in communication with a reference potential;

a plurality of series-connected, n-channel transistors each having a gate terminal in communication with the first external signal, with one of said transistors having a drain terminal in communication with the first external signal, and another of said transistors having a source terminal in communication with said second end of said resistor for producing the threshold signal, said transistors being capable of being shorted across their source and drain terminals to change the value of said threshold signal.

454. The device of claim 453, wherein said signal generating circuit includes:
a resistor having a first end and a second end, said first end in communication with the first external signal; and

an n-channel transistor having a source terminal in communication with the reference potential, a gate terminal in communication with said threshold signal, and a drain terminal in communication with said second end of said resistor for producing said second signal.

455. The device of claim 446, wherein said logic circuit includes:
first and second series connected inverters for receiving said first signal;
a third inverter for receiving said second signal;
a NAND gate responsive to said series connected first and second inverters and said third inverter; and

a fourth inverter responsive to said NAND gate for producing said first output signal.

456. (Once Amended) The device of claim 443, additionally comprising a reset circuit interposed between said first and second circuits for receiving said first output signal from said first circuit and for terminating said first output signal when predetermined stability requirements are not met.

457. The device of claim 456, wherein said predetermined stability requirements include said first output signal remaining within a predetermined range for approximately one hundred nanoseconds.

458. The device of claim 456 wherein said reset circuit includes:

a plurality of series-connected buffer gates with a first one of said buffer gates responsive to said first output signal; and

a logic circuit responsive to said first output signal and a last one of said series-connected buffer gates.

459. The device of claim 458, wherein said reset circuit includes:

a NAND gate having a first input terminal in communication with said first output signal, a second input terminal in communication with said last one of said series-connected buffer gates, and an output terminal; and

an inverter having an input terminal in communication with said output terminal of said NAND gate, and an output terminal at which said first output signal is available.

460. The device of claim 458 wherein said reset circuit further includes a reset logic gate responsive to said first output signal for producing a reset signal for resetting said buffer gates to a predetermined state.

461. The device of claim 443, wherein said second circuit includes:

a logic circuit responsive to said first output signal and the second external signal for producing an output signal; and

a latch responsive to said output signal of said logic circuit for producing said first enable signal.

462. The device of claim 461, wherein said logic circuit includes a NAND gate having a first input terminal in communication with said first output signal, a second input terminal in communication with the second external signal, and an output terminal for producing said output signal of said logic circuit.

463. The device of claim 443, wherein said device is responsive to a third external signal for controlling the power up sequence of a second voltage supply, said device comprising:

a third circuit responsive to said first output signal, the second external signal, and the third external signal for producing a second enable signal to enable the second voltage supply.

464. The device of claim 463, wherein said third circuit includes:

a logic circuit responsive to said first output signal, the second external signal, and the third external signal for producing an output signal; and

a latch responsive to said output signal of said logic circuit for producing said second enable signal.

465. The device of claim 464, wherein said logic circuit includes:

a NAND gate having a first input terminal in communication with said first output signal, a second input terminal in communication with the second external signal, a third input terminal in communication with the third external signal, and an output terminal for producing said output signal of said logic circuit.

466. A device for controlling the powering up of a first voltage supply, comprising:

a first voltage detector constructed of substantially identical p-channel and n-channel devices for producing a first output signal indicative of a first external signal being greater than a predetermined voltage substantially independently of process variations;

a reset circuit responsive to said first voltage detector for outputting said first output signal when said first external signal is stable;

a logic circuit responsive to said reset circuit and a second external signal; and

a latch responsive to said logic circuit for producing a first enable signal for controlling the powering up of a first voltage supply.

467. The device of claim 466 wherein said reset circuit comprises:

a plurality of series-connected buffers with a first one of said buffers responsive to said first output signal; and

a logic circuit responsive to said first output signal and a last one of said series-connected buffers.

468. The device of claim 467 wherein said reset circuit is constructed such that the first external signal must remain within a predetermined range for approximately one hundred nanoseconds for said logic circuit to output said first output signal.

469. A device for controlling the powering up of a first voltage supply, comprising:

a first voltage detector comprised of p-channel devices for producing a first signal indicative of a first external signal being greater than a first predetermined voltage;

a second voltage detector comprised of n-channel devices for producing a second signal indicative of the first external signal being greater than said first predetermined voltage;

a logic circuit responsive to said first and second signals for producing a first output signal;

a reset circuit responsive to said first output signal;

a logic circuit responsive to said reset circuit and a second external signal; and

a latch responsive to said logic circuit for producing a first enable signal for controlling the powering up of a first voltage supply.

470. The device of claim 469 wherein said reset circuit comprises:

a plurality of series-connected buffers with a first one of said buffers responsive to said first output signal; and

a logic circuit responsive to said first output signal and a last one of said series-connected buffers.

471. The device of claim 470 wherein said reset circuit is constructed such that the first external signal must remain within a predetermined range for approximately one hundred nanoseconds for said logic circuit to output said first output signal.

472. A device for an integrated circuit having a voltage supply responsive to a voltage external to the integrated circuit and generating a feedback signal, said device comprising:

a first circuit portion responsive to the external voltage for producing a first output signal indicative of whether the external voltage is above a predetermined value; and

a second circuit portion responsive to said first output signal and the feedback signal for producing a first enable signal to enable the voltage supply.

473. The device of claim 472, wherein said first circuit portion includes:

a first voltage detector constructed of p-type components and responsive to the external voltage for producing a first signal indicative of the external voltage being greater than said predetermined value;

a second voltage detector constructed of n-type components and responsive to the external voltage for producing a second signal indicative of the external voltage being greater than said predetermined value; and

a logic circuit responsive to said first and second signals for producing said first output signal.

474. The device of claim 472, wherein said second circuit portion includes:

a logic circuit responsive to said first output signal and the feedback signal for producing an output signal; and

a latch responsive to said output signal of said logic circuit for producing said first enable signal.

475. The device of claim 472, additionally comprising a reset circuit interposed between said first and second circuit portions for receiving said first output signal from said first circuit portion and for terminating said first output signal when predetermined stability requirements are not meet.



The dating stamp of the USPTO on this card will be taken as an indication that the accompanying paper(s) was filed.

Applicant(s) Keeth et al.

Serial No. 09/893,389

Filing Date 28 June 2001

Amount of Check \$156.00

Atty's File No. DB000575-014

ELP/mep

9 November 2001

*Transmittal Letter

*PTO/SB/17

*Third Preliminary
Amendment

RECEIVED
FEB - 2 2004
TECHNOLOGY CENTER 2800

The dating stamp of the USPTO on this card will be taken as an indication that the accompanying paper(s) was filed.

Applicant(s) Keeth et al.

Serial No. 09/893,389

Filing Date 28 June 2001

Amount of Check \$156.00

Atty's File No. DB000575-014


ELP/mep

9 November 2001


*Transmittal Letter

*PTO/SB/17

*Third Preliminary
Amendment



JAN 28 2002



RECEIVED

FEB -2 2004

TECHNOLOGY CENTER 2800

The dating stamp of the USPTO on this card will be taken as an indication that the accompanying paper(s) was filed.

Applicant(s): Keeth, et al.
Filing Date: 28 June 2001
Serial No.: 09/893,389
Check: n/a
Atty. Docket No.: DB000575-014

*Transmittal Ltr (x2)
*Response and Amendment
*copy of Third Preliminary Amendment
*copy of Second Preliminary Amendment

The dating stamp of the USPTO on this card will be taken as an indication that the accompanying paper(s) was filed.

Applicant(s): Keeth, et al.
Filing Date: 28 June 2001
Serial No.: 09/893,389
Check: n/a
Atty. Docket No.: DB000575-014

*Transmittal Ltr (x2)
*Response and Amendment
*copy of Third Preliminary Amendment
*copy of Second Preliminary Amendment



By: ELP:RJC:sh

Date: 09 May 2002

JUN 07 2001